

# Debris Pose Estimation by Deep Learning on FPGA

Shintaro Hashimoto  
Research and Development Directorate  
Japan Aerospace Exploration Agency  
2-1-1, Sengen, Tsukuba,  
Ibaraki, 305-8505, Japan  
hashimoto.shintaro@jaxa.jp

Naoki Ishihama  
Research and Development Directorate  
Japan Aerospace Exploration Agency  
2-1-1, Sengen, Tsukuba,  
Ibaraki, 305-8505, Japan  
ishihama.naoki@jaxa.jp

**Abstract**— Although CNNs for regression problems are rarely implemented with FPGAs, our research installed debris pose estimation on an FPGA using the latest edge technology such as quantization neural network. Pose estimations were run on a workstation using 32bit floating-point precision and on an FPGA using 8bit int precision. The average median errors were 4.98% and 5.38%, respectively. This demonstrates that the regression problem can be transferred to an FPGA without a significant loss of accuracy. The FPGA power efficiency is more than 218k times that of a workstation implementation.

**Keywords**—FPGA, Deep Learning, Pose Estimation, Debris

## I. INTRODUCTION

Deep learning has evolved dramatically in recent years. In particular, object detection using convolutional neural networks (CNNs) is beginning to be used with various tasks such as surveillance camera. Running state-of-the-art CNNs requires considerable machine resources and power because it must calc matrix computation of millions of parameters consisting of floating points. It is difficult to implement a CNN for edge processing in satellites, automobiles, and more, where machine resources and power are limited. FPGAs meet such constraints of machine resources and power associated with CNNs. Unlike GPUs, FPGAs have limited resources (e.g., processing speed and memory) and are ineffective in handling floating-point operations. FPGAs do provide superior performance in integer and low precision arithmetic. Many research on edge processing has applied binary neural networks (BNNs), which are CNNs with binarized parameters. This greatly reduces the number of CNN parameters and allows an entire CNN model to be kept on-chip in FPGAs [1].

However, CNN inference by converting floating-point numbers to integers and low precision reduces classification accuracy. In the classification problem, even if the Logits values change due to the adverse effects of a BNN, the estimation result is robust if the ratio of output values is not changed significantly by a softmax layer. However, there is no softmax layer in models for regression problems, and the output values of the logits are used directly, so the inference results are incorrect. In addition, convolution by binary parameters cannot effectively use the brightness values of pixels, so it is difficult to obtain detailed features.

Many CNNs implemented on FPGAs were used only for simple classification tasks. Recently, a method has been proposed to enable accurate estimation by making the parameters of a CNN multi-valued. This is a quantization neural network (QNN). QNNs have fewer parameters (bit depth) than CNNs and better estimation accuracy than BNNs.

We focused on this QNN technique and attempted to install pose estimation of space debris into an FPGA. Pose estimation is a regression problem whose output consists of six values. We have already reported on our past research into pose estimation [2]. Debris removal satellites must know their

pose at all times to remove debris. A highly accurate real-time inference is required to prevent collisions between the removal satellite and the target debris. However, satellites cannot use high-performance CPUs or GPUs due to power and heat constraints. Pose estimation with high accuracy was impossible with conventional BNNs on FPGAs. Even a combination of BNNs and QNNs did not work well. Even if quantization was used in the input and output layers, no inference could be made if an intermediate layer was binarized. This is thought to be because the information reduction by binarization is too large. For this reason, all the layers need to be quantized.

To our knowledge, no experiments on debris pose estimation on FPGA in satellites have been conducted. Our contribution demonstrates the high accuracy and processing speed that can be achieved by quantizing pose estimation on an FPGA. Note that the development cost of FPGAs is high, and there is concern about using FPGAs as the main processing unit. New FPGA code had to be developed every time the CNN model was changed for high-level synthesis. However, the development cost has been significantly lowered by using Xilinx libraries and IP core.

## II. IMPLEMENTATION

### A. Development Environment

Our development environment is shown in TABLE I. We have adopted Ultra 96 v2 as the SoC FPGA. The CLB LUT of ZU3EG was 70,560. Triply redundant circuits are used in satellites to prevent hardware processing errors caused by the single event setup by space radiation. The XQRKU060 has a proven history as an FPGA used in space, and its CLB LUT (e.g., 331k) is more than three times that of ZU3EG. If it works with ZU3EG, it will work with FPGAs in space.

TABLE I. DEVELOPMENT ENVIRONMENT

	SoC	Ultra 96 v2
FPGA	Chipset	Zynq UltraScale+ MPSoC ZU3EG
	CLB LUT	70,560
	OS	Ubuntu 18.04
Workstation	GPU	RTX3090
	CPU	i9-7900X
	Memory	64GB

### B. Development Procedure

We used TensorFlow 1.x and 2.x for CNN training and evaluation and Vitis-AI 1.4x for FPGA installation. The development procedure is shown in Figure 1. The processes that reduce FPGA performance included in CNN step (a), such as matrix decomposition, normalization, and Bayesian inference, were excluded from step (b). Step (c) trains and evaluates CNN. Step (d) quantizes, calibrates and evaluates CNN model of step (c) to achieve highly accurate estimation, even if low precision is used. Generally, evaluation in step (d)

