Presenter

Andrew Bitar received his MASc from the University of Toronto, where his research focus was on spatial architectures and applications for FPGAs. Before joining Groq, he was a Technical Lead at Intel developing a FPGA Deep Learning Accelerator and compiler. Andrew now leads a team working on Groq’s novel Tensor Streaming Processor compiler, focused on ML and HPC workloads.